A New Leakage Power Reduction Technique for CMOS VLSI Circuits
نویسندگان
چکیده
منابع مشابه
Leakage Power Reduction in Cmos Circuits Using Leakage Control Transistor Technique in Nanoscale Technology
In CMOS circuits, as the technology scales down to nanoscale, the sub-threshold leakage current increases with the decrease in the threshold voltage. LECTOR, a technique to tackle the leakage problem in CMOS circuits, uses two additional leakage control transistors, which are self-controlled, in a path from supply to ground which provides the additional resistance thereby reducing the leakage c...
متن کاملLeakage Power Reduction in Cmos Circuits Using Leakage Control Transistor Technique in Nanoscale Technology
In this paper, we propose a leakage reduction technique. Because high leakage currents in deep submicron regimes are becoming a major contributor to total power dissipation of CMOS circuits. Sub threshold leakage current plays a very important role in power dissipation. So to reduce the sub threshold leakage current we proposed an adaptive voltage level (AVL) technique. Which optimize the overa...
متن کاملTRANSISTOR GATING: A Technique for Leakage Power Reduction in CMOS Circuits
Abstract — In CMOS circuit’s design, as the threshold voltage is reduced due to voltage scaling, it leads to increase in sub-threshold leakage current and hence static power dissipation. In this paper we propose a power reduction technique named transistor gating. In this technique two sleep transistors PMOS and NMOS are inserted in between the supply voltage and ground. A PMOS is inserted in b...
متن کاملReview of Leakage Power Reduction in CMOS Circuits
Recent Technological advances in Wireless Communication has shown the convergence of terminals and networks that support multimedia and real-time applications. This obviously puts an immense pressure on battery of any mobile device. The CMOS has been the leading technology in today’s world of mobile communication due to its low power consumption. Reduction of leakage power in CMOS has been the ...
متن کاملA Novel Dynamic Power Cutoff Technology (dpct) for Active Leakage Reduction in Deep Submicron Vlsi Cmos Circuits
OF THE DISSERTATION A Novel Dynamic Power Cutoff Technology (DPCT) for Active Leakage Reduction in Deep Submicron VLSI CMOS Circuits by Baozhen Yu Dissertation Director: Prof. Michael L. Bushnell Due to the exponential increase of subthreshold and gate leakage currents with technology scaling, leakage power is increasingly significant in CMOS circuits as the technology scales down. The leakage ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Artificial Intelligence
سال: 2012
ISSN: 1994-5450
DOI: 10.3923/jai.2012.227.232